Abstract: Large current sensing in a high-voltage (HV) battery module or string is hard to be realised on-chip. Thus, it is a disadvantage for the system to be miniaturised. A current sensor with a HV sense stage on silicon for HV battery modules is designed and analysed in this investigation. The proposed HV current sensor takes advantage of HV CMOS processes and resolves the problems caused by the voltage drop limitation thereof. The design methodology and analysis, including aspect sizes, are also presented. The physical on-chip and system measurement of the proposed HV current sensor demonstrates maximum error ≤ ±0.7% provided that the sensing voltage is 36-55 V, and the sensing current is 0.5-2.2 A.
Introduction
In a foreseeable future, efficient energy utilisation has become a driving force for almost every country to floorplan their economic strategy. Besides, reducing pollution and saving energy are also future goals of industrial development in response to global warming and environmental issues. Energy storage based on batteries is considered as one of the critical devices to propel efficient energy utilisation [1] . For instance, electric vehicles (EV), e.g., hybrid electric vehicle (HEV), plug-in HEV [2, 3] and E-scooter [4] heavily rely on power of battery systems and the associated battery management systems (BMS).
The core technology of the mentioned battery-operated vehicles, e.g., EV, includes battery modules and the BMS [5, 6] . A battery module is composed of series or parallel battery cells, and battery modules can also be connected in series or in parallel to constitute a larger battery pack. Notably, the cells in EV power systems are all reusable batteries, which are charged and discharged frequently. Therefore, SOH (state of health) and SOC (state of charge) of battery cells must be monitored to find out which cells are aged or malfunctioned caused by overcharge and overdischarge. Namely, BMS is in charge of battery storage safety. In addition, BMS also needs to attain real-time battery information for diagnosis and analysis, which helps to achieve energy efficiency [4] .
The most popular approach of current sensing is the Hall effect current sensor [7, 8] . Hall effect is generated by the Lorentz force [9] . When a magnetic field is not parallel to the direction of the current in a conductor, the charge in the conductor is affected by a force, namely the Lorentz force. Therefore, the Hall voltage will be generated in the conductor to resist the Lorentz force. Likewise, the Hall voltage is also generated when a magnetic field is not parallel to the direction of a semiconductor. Because the sensing current flows through Hall coil, the Hall voltage varies in response to the sensing current. Thus, the Hall voltage is deemed as the sensed voltage to estimate the current. The advantage of the Hall effect current sensor is low cost and good reliability. However, the accuracy by the Hall effect current sensing is lower than that of other current sensors. Thus, a compensator is usually required to enhance the accuracy.
When it comes to current sensing in HV systems, insulated-gate bipolar transistor (IGBT)-based approaches were quite popular as well due to the feature that IGBT can carry a large current. Motto and Donlon proposed an IGBT-based current sensor, where a small portion of the main emitter current is duplicated by a current mirror structure to sense the large emitter current [10] . A lateral insulated-gate bipolar transistor (LIGBT) structure then was also proposed in smart power ICs [11] . However, IGBT or LIGBT is not a good option to be carried out with other control circuit on the same die, since they are mainly power devices good for drivers or discretes. By contrast, because high-voltage (HV) designs cannot be realised by low-voltage (LV) technologies [12] [13] [14] [15] [16] , most of the existing current sensors fabricated by LV technologies were not applied in HV systems. For instance, Shalmany et al. proposed a micro-power current-sensing system including a calibrated shunt resistor to sense current of the battery [12] . Wang et al. proposed a current measurement method dedicated for electromigration management [13] . Another design was the dynamically biased shunt feedback technique current sensor, which pushes non-dominant poles to higher frequencies to improve stability and speed of the current sensor to cover a wide range of load currents [14] . Many other reported current sensors have been implemented on chip [10] [11] [12] [13] [14] [15] [16] [17] . Nevertheless, only one of above-mentioned design physically comprises a HV current sensing resistor on the same die [12] .
Thanks to the presence of bipolar-CMOS-DMOS (BCD) process featured with a HV spectrum running from 12 to 60 V to support the application specific standard power IC [18], a current sensor with a HV sense stage carried out by the BCD process is proposed in this work. Although HV BCD processes are available, prior or existing current sensor designs cannot be directly migrated to this process because of strict voltage drop limitations of the MOS devices of these HV processes. We have analysed the HV current sensor, which design is based on the required voltage drop limitations such that even the HV large current can be estimated, the safety of those HV devices are also firmly ensured. Fig. 1 shows the proposed HV current sensor in this work, including R sense , K × R sense , and HV sense stage. R sense is a very small resistor. The ratio, K, is selected to be 10 6 such that the resistances of R sense and K × R sense are set to be feasible 0.01 Ω and 10 4 Ω, respectively. They are both too small to affect the load of BMS [12, 13] . Consequently, the current flowing through the load would not be interfered with that in the HV current sensor.
HV current sensor

Features of HV MOS
The HV BCD process not only offers HV devices but also provides LV PMOS and LV NMOS, as shown in Fig. 2 
HV sense stage
The HV sense stage in Fig. 1 is realised by four HV PMOSs (HP1-HP4), and four HV NMOSs (HN1-HN4) as shown in Fig. 3 . The current mirror composed of HP2 and HP3 equalises I 2 and I 3 such that V a equals to V b .
Assume I sat,HP2 , I sat,HP3 , I sat,HN2 , and I sat,HN3 are the saturation currents in HP2, HP3, HN2, and HN3, respectively, as shown in (1)-(4).
where μ p is the carrier mobility of PMOS, μ n is that of NMOS, C ox,p is the capacitance of gate oxide of PMOS, C ox,n is that of NMOS, W is the channel width of MOS, L is the channel length, V GS is the gate-to-source voltage of the MOS, V th is the threshold voltage, V DS is the drain-to-source voltage of the MOS, and l is the channel-length modulation parameter. I 2 = I 3 will be attained when the W/L ratio of HP2 and HN2 equal to those of HP3 and HN3, respectively, which results in that V GS,HN2 , V GS,HN3 , V GS,HN1 , and V DS,HN1 are identical. V DS,HN2 and V DS,HN3
can be written as (5)
In addition, the gate-to-source voltage of HP2 and HP3 are also identical when they are both saturated. V DS,HP2 and V DS,HP3 then is written as (6)
By (5) and (6), V a = V b is concluded. The current mirror consisting of HN1 and HN2 duplicates m times of I 2 to I 1 , preventing MOSs from overvoltage. Because the length of HV NMOS is limited to 700 nm according to specification of HV BCD process, the channel-length modulation factor of HV NMOS should be considered. By contrast, when the length of PMOS is large enough, the channel-length modulation factor in (1), (2) can be neglected.
Not only are the width, V GS , and V th of HP1 and HP2 the same, the W/L ratio, V GS , and V th of HN1 and HN2 are also the same. As mentioned earlier, I sat,HP1 , I sat,HP2 , and I sat,HN1 are assumed as the saturation currents in HP1, HP2, and HN1, respectively, as shown in (7)-(9). Based upon (4), (7)- (9), I sat,HP1 , I sat,HP2 , I sat,HN1 , and I sat,HN2 are re-organised as
where m is the ratio of I 1 against I 2 . Apparently, if I 2 < I sense /K is substituted into (8), V GS,HP2 can be kept < 5 V by tuning size of HP2. Meanwhile, because V b equals to V DS,HP3 + V DS,HN3 in Fig. 3 , V GS,HP2 can be written as follows
Assume the voltage difference between V b and that of the battery module (V battery ) is <1 V, and the minimum voltage of the V battery is 36 V. Consequently, the minimum voltage of V b is 35 V (= 36-1 V). Equation (12) is re-derived as
l HN1 is assumed to the same as l HN2 , if the lengths of HN1 and HN2 as the same [19] . According to (13) and V DS,HN1 = V GS,HN1 , (11) is re-organised as follows
V GS,HN1 = V DS,HN1 = V DS,HN2 . 30, when m = 1 (15)
Therefore, all MOSs will not run into overvoltage problems in the scenario of (16) as long as the range of V GS,HP2 and V GS,HN1 is kept between 0 and 5 V. In short, the drain-to-source voltage and the gate-to-source voltage of the MOSs to prevent break down and overcharge are summarised in Table 1 . The current mirror composed of HP1 and HP4 in Fig. 3 duplicates I 1 to I 4 , which is derived as follows.
Assume I sat,HN4 is the saturation current in HN4.
Since I 4 = I sat,HN4 , the relationship between V sense and V sense can be derived.
where
In summary, I sense can be indirectly estimated by V sense with appropriate aspect ratio of HN4 and m selection.
Implementation and measurement
The proposed design is implemented using TSMC 0.25 µm CMOS HV mixed signal general purpose IIA-based BCD 60 V to justify the functionality as well as the circuit theory. Fig. 4 shows the die photograph of the proposed HV sense stage. The core area is 0.926 × 0.584 mm 2 . The entire HV current sensor is used to sense the current of battery module, as shown in Fig. 5 . The power supply (Chroma 62012P-600-8 DC Power Supply) generates the equivalent battery voltage, where the magnitude of current is adjusted by an electronic load (PRODIGT 3302C Electronic Load). The oscilloscope (Teledyne LeCroy -WaveRunner 610Zi) is used to demonstrate V sense .
Take a battery string consisting of 13 cascaded IHR18650BN cells of which specification is summarised in Table 2 [20] as an example. The capacity of each battery cell is 2200 mAh. The charge and discharge of the battery module are usually 0.5 C-rate (0.5 C-rate is 1 A). The voltage range of the 13-cell string is from 36.4 to 54.6 V as shown in Fig. 1 .
The measurement results are shown in Fig. 6 . When the input voltage is 48 V and the sensing current range is from 0.44 to 2.2 A (0.2-1 C-rate), the output range of the HV current sensor, V sense , is from 1.701 to 2.001 V. The maximum error with respect to a linear asymptotic line is as low as 1.13%.
The next experiment is to enlarge input voltage to 36-55 V. In order to make sure that the proposed chip is functional by working in the 
range of 36-55 V, the power supply is applied to provide 20 V cases, i.e., 36, 37, 38, …, 55 V. Besides, the electronic load provides nine testing cases given different currents in the range of 0.44-2.2 A. Fig. 7 shows the error distribution of 20 different sensing voltages given the same current. The error distribution is measured to be <0.7% (≤ ±3σ). The performance comparison of the proposed design and several recent works is tabulated in Table 3 . Notably, our design is the only one to work in the range of 36-55 V, 0.44-2.2 A, with maximum error about ±0.7% (≤ ±3σ). 
Conclusion
This investigation is the first to propose a HV current sensor with a HV sense stage IC using HV CMOS process. Not only is the feasibility of on-silicon HV current sensing is justified, the problems caused by HV process voltage drop limitation is resolved. The proposed design is physically implemented using TSMC 0.25 µm CMOS HV mixed signal general purpose IIA-based BCD 60 V. This work prevents MOSs from overvoltage problem by adjusting the ratio of I 1 and I 2 . Thus, our design does not require extra HV circuits or expensive processes. In summary, the physical on-chip measurement of the proposed HV current sensor demonstrates maximum error ≤ ±0.7% provided that the sensing voltage is 36-55 V, and the sensing current range is 0.5-2.2 A. 
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